



# NL8B Block Diagram

01




VCCIOA\_OUT


R110  
24.9/F



SM\_RCOMP[0:2]  
Trace length < 500 mils  
Trace width = 12-15 mils  
Trace spacing = 20 mils



**l. To change the resistor values in the DRAMPWROK logic to reduce the leakage on VDDPWRGOOD**



VCCIO\_OUT


H\_PROCHOT# R54 62.4

H\_PWRGOOD\_R R66 10K 4

VCCIO\_OUT


CLK\_DPLL\_SSCLKN\_R R105 10K 4

CLK\_DPLL\_SSCLKN\_R R100 10K 4

[illegible]

# Haswell Processor (DDR3)

03



Haswell Processor (DDI,eDP,FDI)

(2,5) VCCIOA\_OUT  
(2,5,37) VCCIO\_OUT

04

HDMI

- (17) HDMI\_TX2-
- (17) HDMI\_TX2+
- (17) HDMI\_TX1-
- (17) HDMI\_TX1+
- (17) HDMI\_TX0-
- (17) HDMI\_TX0+
- (17) HDMI\_CLK-
- (17) HDMI\_CLK+

- C25 DDIB\_TXN0
- D25 DDIB\_TXP0
- A25 DDIB\_TXN1
- B25 DDIB\_TXP1
- C24 DDIB\_TXN2
- D24 DDIB\_TXP2
- A24 DDIB\_TXN3
- B24 DDIB\_TXP3

- C21 DDIC\_TXN0
- D21 DDIC\_TXP0
- A21 DDIC\_TXN1
- B21 DDIC\_TXP1
- C20 DDIC\_TXN2
- D20 DDIC\_TXP2
- A20 DDIC\_TXN3
- B20 DDIC\_TXP3

- C16 DDID\_TXN2
- D16 DDID\_TXP2
- A16 DDID\_TXN3
- B16 DDID\_TXP3

- C17 DDID\_TXN0
- D17 DDID\_TXP0
- A17 DDID\_TXN1
- B17 DDID\_TXP1

- EDP\_AUXN
- EDP\_AUXP
- EDP\_HPD
- EDP\_TXN0
- EDP\_TXN1
- EDP\_TXP0
- EDP\_TXP1

- EDP\_RCOMP
- EDP\_DISP\_UTIL

- FDI\_TXN0
- FDI\_TXP0
- FDI\_TXN1
- FDI\_TXP1


- F15 EDP\_AUXN (15)
- F14 EDP\_AUXP (15)
- E14 EDP\_HPD\_Q


- C14 EDP\_TXN0 (15)
- A12 EDP\_TXN1 (15)
- D14 EDP\_TXP0 (15)
- B12 EDP\_TXP1 (15)

- AG6 EDP\_RCOMP R108 24.9/F 4 VCCIOA\_OUT
- E12

- C12 FDI\_TXN0 (7)
- D12 FDI\_TXP0 (7)
- A14 FDI\_TXN1 (7)
- B14 FDI\_TXP1 (7)

eDP\_RCOMP  
Trace length < 100 mils  
Trace width = 20 mils  
Trace spacing = 25 mils







**PROJECT : NL8A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>Haswell 3/5 (DDI/eDP)</b>	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 4	of 58



## 05









Lynx Point (CRT,PCI,DDI CNTL)




PCI PU




## RTC Clock 32.768KHz (RTC)




## RTC Circuitry (RTC)




## HDA



## PCH JTAG




## Lynx Point (RTC, I2C, SATA, JTAG)



## PCH STRAPPING

Pin Name	Usage	Sampled	Configuration	Circuitry
SPKR	No Reboot	PWROK	0 = Disable (Int PD) 1 = Enable	ACZ_SPKR R285 1K 4 0+3V
GPI062 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	(7) SUSCLK R253 1K 4
GPI055	Top-Block Swap Override	PWROK	0 = Top-Block Swap mode 1 = Default (Int PU)	(7) STP_AS0V/R R245 1K 4
GPI051	Boot BIOS Strap bit 1	PWROK	Bit1 Bit0 0 = Reserved 1 = 15C	(7) BBS_BIT1 R225 1K 4
SATA1GP/GPI019	Boot BIOS Strap bit 0	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	BBS_BIT0 R572 1K 4
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = TLS with confidentiality	ACZ_SDOU R521 1K 4
GPI036	RSVD	PWROK	Internal PD	(10) GPI036 R573 1K 4
SATA3GP/GPI037	TLS Confidentiality	PWROK	0 = TLS no confidentiality (Int PD) 1 = TLS with confidentiality	(10) FDL_OVRVLTG R575 1K 4
GPI08	RSVD	RSMRST#	Internal PU	(10,23) BT_OFF# R321 1K 4
GPI028	PLL on die VR enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	(10) PLL_OVRVLTG R231 1K 4
DSWVREN	On Die DSW VR Enable	Always	0 = Enable 1 = Disable Must be PU to VCCRTC	(7) DSWVREN R560 100K 4
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support 1.8V (weak pull-down) 1 = Support 1.5V	+VCC_HDA_IO R201 1K 4 ACZ_SYNC



## Lynx Point (LPC, SPI, SMBUS, C-LINK, THERMAL)




## Pull High



## PCH Dual SPI



## SMBus







# Lynx Point (GPIO,CPU/MISC,NCTF)

(2,7,8,9,11,13,14,15,16,17,18,19,20,22,25,26,27,28,30,38,39,41,43,47)  
(2,5,11,35,40,41)  
(2,7,8,9,11,20,23,28,30,33,36,37,39,40,45,51)

+3V  
+1.05V  
+3V\_S5


10

## BOARD ID SETTING

EC-D-01


EC-E-01

### PCH GPIO PU/PD



EC-B-02



### PCH MISC PU/PD



GPIO35	BOARD_ID0	BOARD_ID1	BOARD_ID2	NLx
1	0	0	0	SDV
1	0	0	1	SIV
1	0	1	0	SIT
1	0	1	1	SVT
1	1	0	0	SOVP
1	1	0	1	NL8B SDV
1	1	1	0	NL8B SIT
1	1	1	1	NL8B MV
0	0	0	0	NL9 SDV
0	0	0	1	NL9 MV
0	0	1	0	
0	0	1	1	


### NL8 GPU GX/GT Select setting

	GX	GT
Stuff	Ra (Hi)	Rb (Lo)



### NL8 GPU N16P/N16E Select setting

GPIO16	N16P	N16E
Stuff	Ra (Hi)	Rb (Lo)



### BIOS RECOVERY

0 = Enable  
1 = Disable



### Swap GPIO

0 = SGPIO  
1 = Default



### MFG TEST




### SV Detect

0 = SV Detect  
1 = Default







### BIOS\_RESP

0 = BIOS RESP  
1 = Default



**PROJECT : NL8A**  
**Quanta Computer Inc.**



Size	Document Number	Rev
Custom	LPT 4/6 (GPIO/MISC)	3B
Date:	Wednesday, January 14, 2015	Sheet 10 of 58



# Lynx Point (GND)

# Lynx Point (GND)


12




**PROJECT : NL8A**  
**Quanta Computer Inc.**


Size Custom	Document Number <b>LPT 6/6 (GND)</b>	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 12 of 58	

## DDR\_STD (DDR)



Place these Caps near SO-Dimm1





(3) +VREF\_CA\_CPU

+1.35V/\$\sqrt{S}\$

R119  
1K/F.4

R122  
0.6 S

+SMDDR\_VREF\_DIMM

C167  
0.022U/16V.4

R118  
1K/F.4

R120  
24.9/F.4


The schematic diagram illustrates the power supply section of the STM32F407VGT6, showing decoupling capacitors for various power rails. The components are as follows:

- +1.35VSUS:** A series of decoupling capacitors (C270 to C267) connected to ground. The capacitors are: C270 (10u/6.3V\_6), C268 (10u/6.3V\_6), C269 (10u/6.3V\_6), C266 (10u/6.3V\_6), C252 (10u/6.3V\_6), C248 (10u/6.3V\_6), C250 (10u/6.3V\_6), C264 (1u/10V\_4), C265 (1u/10V\_4), C251 (1u/10V\_4), C254 (1u/10V\_4), C249 (10u/6.3V\_6), and C267 (10u/6.3V\_6).
- +3V:** A decoupling capacitor C273 (2.2u/6.3V\_6) connected to ground.
- +0.65V\_DDR\_VTT:** A decoupling capacitor C271 (0.1u/10V\_4) connected to ground.
- SMDDR\_VREF\_DQ0\_M1:** A decoupling capacitor C256 (0.1u/10V\_4) connected to ground.
- +SMDDR\_VREF\_DIMM:** A decoupling capacitor C272 (0.1u/10V\_4) connected to ground.
- Other capacitors:** C246 (1u/6.3V\_4), C253 (1u/6.3V\_4), C257 (1u/6.3V\_4), C261 (1u/6.3V\_4), C262 (10u/6.3V\_6), C259 (10u/6.3V\_6), C247 (2.2u/6.3V\_6), and C263 (2.2u/6.3V\_6) are also shown, connected to ground.




(2,7,8,9,10,11,13,14,16,17,18,19,20,22,25,26,27,28,30,38,39,41,43,47)  
 (8,18,25,27,28,32,33)  
 (29,30,31,32,33,34,35,37)  
 (18)



+3V  
 +3VPCU  
 +VIN  
 +V3.3DX\_AUDIO




## Back light




## GFX\_PWR\_SRC



## CAMERA/DMIC CONN




## FOR ESD






## CAMERA VCC Control



+CAM\_VCC  
 Max Current : 800mA



## 30Pin eDP CN







HDMI\_TX2+\_C

HDMI\_TX2-\_C

HDMI\_TX1+\_C

HDMI\_TX1-\_C

HDMI\_TX0+\_C

HDMI\_TX0-\_C

HDMI\_CLK+\_C

HDMI\_CLK-\_C

R11  
150F\_4



R12  
150F\_4


R13  
150F\_4

R14  
150F\_4

HDMI\_C\_5V


EC28  
220P/50V/X7R\_4







Reserve for Input attenuation  
To have optimization output power



Placement C4609  
and then C4611





Close to IC

need to Close to connector  
Reserve for EMI Depression

need to very  
Close to IC


Output Gain Table

R364	R363	R373	R372	Gain(Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB












DC Current rating: 2 A (MAX)






**PROJECT : NL8A**  
**Quanta Computer Inc.**



Size Custom	Document Number <b>SATA HDD</b>	Rev 3B
Date: Wednesday, January 14, 2015		Sheet 21 of 58




120 mils (Iout=3A)  
**+3.3V\_NGFF\_WWAN**  
 Max Current : 2750mA




## Mini-PCIe SSD connector




Place caps close to connector.





## Mini-PCIe SSD connector




120 mils (Iout=3A)  
**+3.3V\_NGFF\_WWAN**  
 Max Current : 2750mA








NGFF\_SSD\_PRESENT#\_R







Place caps close to connector.



# Mini PCIe Wifi/BT connector




<b>PROJECT : NL8A</b> <b>Quanta Computer Inc.</b>			
Size Custom	Document Number <b>Wifi/BT MiniPCIE</b>	Rev 3B	
Date: Wednesday, January 14, 2015	Sheet 23	of 58	





EC-A-17

For ESD



**PROJECT : NL8A**  
**Quanta Computer Inc.**


Size	Document Number	Rev
Custom	USB3.0 X3	3B
Date:	Wednesday, January 14, 2015	Sheet 24 of 58



(24) USB3PWR  
+5V\_S5  
+3V




## Board to Board



**PROJECT : NL8A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	USB2.0 X1/FUNCTION B	3B
Date:	Wednesday, January 14, 2015	Sheet 25 of 58

## USB Charger 2.0 Port




RILIM\_LO is optional and the ILIM\_LO pin may be left unconnected if the following conditions are met:

1. ILIM\_SEL is always set high
  2. Load Detection - Port Power Management is not used
  3. Mouse / Keyboard wake function is not used
- If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM\_LO < 80.6 kΩ.


The following equation programs the typical current limit:

(1)  
RILIM\_XX corresponds to either RILIM\_HI or RILIM\_LO as appropriate.


$$I_{OS\_typ}(mA) = \frac{50,500}{(R_{ILIM\_XX}(k\Omega) + 0.1)}$$






Thermal Sensor



Thermal Sensor



ADDRESS: 98





ALERT# /T\_CRIT# Pull-up Resistor

	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
Rb	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T\_CRIT temperature strapping point












For EMI


MY15	C449	220P/50V/X7R_4	C447	220P/50V/X7R_4	MY13
MY10	C444	220P/50V/X7R_4	C446	220P/50V/X7R_4	MY12
MY11	C445	220P/50V/X7R_4	C456	220P/50V/X7R_4	MY3
MY14	C448	220P/50V/X7R_4	C438	220P/50V/X7R_4	MY6
MX0	C453	220P/50V/X7R_4	C454	220P/50V/X7R_4	MX1
MY1	C451	220P/50V/X7R_4	C440	220P/50V/X7R_4	MX7
MY5	C435	220P/50V/X7R_4	C439	220P/50V/X7R_4	MX6
MX3	C457	220P/50V/X7R_4	C443	220P/50V/X7R_4	MY9
MX2	C455	220P/50V/X7R_4	C442	220P/50V/X7R_4	MY8
MY0	C450	220P/50V/X7R_4	C441	220P/50V/X7R_4	MY7
MX5	C437	220P/50V/X7R_4	C434	220P/50V/X7R_4	MY4
MX4	C436	220P/50V/X7R_4	C452	220P/50V/X7R_4	MY2




KB Backlit




Power board for NL8




LED CONN



































Power board for NL9








## CPU BRACKET


## INTEL-CPU-BKT3

H3  
\*INTEL-CPU-BKT3H37  
\*h-c83d83n

## EMI





## ESD




**PROJECT : NL8A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>HOLE</b>	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 29 of	58











(15,29,30,31,32,34,35,37) +VIN  
 (24,25,30,31,34,35,36,37,38,39,40,41,42,51) +5V\_S5  
 (39,40) +15V\_ALW  
 (8,15,18,25,27,28,32) +3VPCU  
 (2,7,8,9,10,11,20,23,28,30,36,37,39,40,45,51) +3V\_S5



5 Volt  
 Fsw : 400KHz  
 Peak : 11.3A  
 OCP : 15A

3.3 Volt  
 Fsw : 475KHz  
 Peak : 5.2A  
 OCP : 8A



PROJECT : NL8A  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	DDR3 (RT8231B)	3B
Date:	Wednesday, January 14, 2015	Sheet 34 of 58




B

A

(24,25,30,31,33,34,35,37,38,39,40,41,42,51) +5V\_S5  
 (2,7,8,9,10,11,20,23,28,30,33,37,39,40,45,51) +3V\_S5  
 (7,8,9,11,17,18,23,41) +1.5V





+1.5V  
Peak :20mA




**PROJECT : NL8A**  
**Quanta Computer Inc.**


Size	Document Number	Rev
Custom	<b>+1.5V (RT9025)</b>	3B
Date:	Wednesday, January 14, 2015	Sheet 36 of 58





(24,25,30,31,33,34,35,36,37,38,40,41,42,51)	+5V_S5
(33,40)	+15V_ALW
(2,7,8,9,10,11,20,23,28,30,33,36,37,40,45,51)	+3V_S5
(2,7,8,9,10,11,13,14,15,16,17,18,19,20,22,25,26,27,28,30,38,41,43,47)	+3V
(8,16,17,18,19,21,26,28,29,30,38,41)	+5V






**PROJECT : NL8A**


**Quanta Computer Inc.**

Size Custom	Document Number <b>Load switch</b>	Rev 3B
Date: Wednesday, January 14, 2015		Sheet 39 of 58







DISCHARGE



(8,16,17,18,19,21,26,28,29,30,38,39)	+5V
(2,7,8,9,10,11,13,14,15,16,17,18,19,20,22,25,26,27,28,30,38,39,43,47)	+3V
(2,5,10,11,35,40)	+1.05V
(13,14,34)	+0.65V_DDR_VTT
(7,8,9,11,17,18,23,36)	+1.5V
(2,5,13,14,34)	+1.35VSUS
(24,25,30,31,33,34,35,36,37,38,39,40,42,51)	+5V_S5
(5,6,37)	+VCC_CORE
(20)	LANVCC





**PROJECT : NL8A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>Discharge</b>	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 41 of 58	

Discrete only

- (31,40,43,45,46,47)

(38,46,47)

(40,43,46,47)

(31,43,44,46,47,48,49,50)


(43,45,46,47)
- +3V\_GPU

+VGACORE

+1.05V\_GPU

+1.35V\_GPU

+3V\_MAIN\_GPU
- 








Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Table 15-3 and Table 15-4 contain mapping tables for the Multi-Level Strapping Modes.

## N15E-GX/GT GDDR5 MEMORY RVL

NI2024A recommends the following GDDR5 memory for use in conjunction with notebook designs using N15E-GX/GT CPU. Note: For N15E-GX/GT, the maximum allowable memory core temperature is 115 °C, as these are our highest and flagship CPUs.

Table 12. N15E-GX/GT GDDR5 Recommended Memories

Memory Type	FB/IO/ FB/IO/	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Speed	Memory Speed (x16)	Memory Data Cache (x16)	Status
GDDR5	1.35V/ 1.35V	128MiB/16	Samsung	4400322P0-FC03	D-04	D-07	2000	N/A	Production candidate
				4400322P0-FC03	A-04	B-07	2000	N/A	Production candidate
				4400322P0-FC03	C-04	D-07	2000	N/A	Production candidate
				4400322P0-FC03	E-04	F-07	2000	N/A	Production candidate

256K x16	W50C4124MFR-T2C	AK05P07W06
256K x16	X4041325FC-BC03	AK05P07D500

For Gen3 use

## Default: GDDR5 Hynix 2G VRAM (for NLE)

Memory Size	Vendor	Part Number	Mr. P/N	ROM_S1	10K PD
128M x 16	Hynix	AG5580MT7G03	W50C4124MFR-T2C	0001 (0x1)	10K PD
				0010 (0x2)	15K PD
256M x 16	Hynix	AG5580MT7G03	W50C4124MFR-T2C	0000 (0x0)	4.99K PD
				0011 (0x3)	20K PD
128M x 16	Hynix	AG5580MT7G03	W50C4124MFR-T2C	0000 (0x0)	4.99K PD
				0011 (0x3)	20K PD


30.1K PD


Table 1. N15E-GX / -GT GC6 Pin Assignment







GPIO/ Power Rail	GC6 1.0 Control Signal	GC6 2.0 Control Signal
GPIO1	FB_CLAMP_MON	GC6_FB_EH
GPIO2	FB_CLAMP_TGL_REQ	GPU_EVENTIF
GPIO4	Reserved	3V3_MAIN_EH
GPIO23	Reserved	GPU_PEX_RST_HOLDP
CEC	HC	3V3_PEX_RST_HOLDP
PEX_PUL_HYD0	VDD033	3V3_AON
PEX_SVD_3V3	VDD033	3V3_AON
3V3MISC	VDD033	3V3_AON

Note:


1. All GPIO, GCA/B/C/S, DAC/H/Y-SYNC, PCM Reset, CLKREQ, XTAL, and TAG signals, when pulled-up, should be connected to the 3V3\_AON power rail for GC6 & 2.







for meet Power down sequence for +3V GFX





(43) VMA\_DQ[63:0] VMA\_DQ[63:0]  
(43) FBA\_CMD[15:0] FBA\_CMD[15:0]  
(43) FBA\_DB[7:0] FBA\_DB[7:0]  
(43) FBA\_EDC[7:0] FBA\_EDC[7:0]

# CHANNEL A: 2G/4G GDDR5

Channel 1  
<32~63>

Channel 1  
<32~63>

(31,42,43,44,47,49,50) +1.35V\_GPU

48

Channel 0  
<0~31>

Channel 0  
<0~31>

Channel 1  
<32~63>

Channel 1  
<32~63>

(31,42,43,44,47,49,50) +1.35V\_GPU

48

MF=0 Non-mirrored

MF=1 Mirrored

MF=0 Non-mirrored

MF=1 Mirrored

(31,42,43,44,47,49,50) +1.35V\_GPU

48

QD16~23

QD8~15

QD48~55

QD40~47

QD0~7

QD24~31

QD32~39


QD56~63

Table 7-5. GDDR5 Mode F Mapping

G83-256	Channel 0 0..31	G83-256	Channel 1 32..63
CM00	CAS*	CM06	CAS*
CM01	CKE	CM07	CKE
CM02	RST*	CM08	RST*
CM03	RAS*	CM09	RAS*
CM04	A1_A9	CM10	A1_A9
CM05	A0_A10	CM11	A0_A10
CM06	A12_RFU	CM12	A12_RFU
CM07	AB*	CM13	AB*
CM08	A6_A11	CM14	A6_A11
CM09	A7_A8	CM15	A7_A8
CM10	WE*	CM16	WE*
CM11	A5_BA1	CM17	A5_BA1
CM12	A4_BA2	CM18	A4_BA2
CM13	A2_BA0	CM19	A2_BA0
CM14	A3_BA3	CM20	A3_BA3
CM15	CS*	CM21	CS*

Notes:  
1. GPU debug pins not connected to DRAM. See section 7.1.13.

Notes:  
1. GPU debug pins not connected to DRAM. See section 7.1.13.





(44) VMB\_DQ63[0] VMB\_DQ63[0]  
(44) FBB\_CMD3[10] FBB\_CMD3[10]  
(44) FBB\_D8[7:0] FBB\_D8[7:0]  
(44) FBB\_EDC7[0] FBB\_EDC7[0]

Channel 0  
<0-31>

MF=0 Non-mirrored

Channel 0  
<32-63>

MF=1 Mirrored

Channel 1  
<0-31>

MF=0 Non-mirrored

Channel 1  
<32-63>

MF=1 Mirrored

QD16~23

QD8~15

QD48~55

QD40~47

QD0~7

QD24~31







QD32~39


QD56~63


Table 7-5. GDDR5 Mode F Mapping

G83-256	Channel 0 0..31	G83-256	Channel 1 32..63
CM00	CAS*	CM16	CAS*
CM01	CKE	CM17	CKE
CM02	RST*	CM18	RST*
CM03	RA*	CM19	RA*
CM04	A1_A9	CM20	A1_A9
CM05	A0_A10	CM21	A0_A10
CM06	A12_RFU	CM22	A12_RFU
CM07	AB*	CM23	AB*
CM08	A6_A11	CM24	A6_A11
CM09	A7_A8	CM25	A7_A8
CM10	WE*	CM26	WE*
CM11	A5_BA1	CM27	A5_BA1
CM12	A4_BA2	CM28	A4_BA2
CM13	A2_BA0	CM29	A2_BA0
CM14	A3_BA3	CM30	A3_BA3
CM15	CS*	CM31	CS*

Notes:  
1. GPU debug pins; not connected to DRAM. See section 7.1.13.








Power rail	State in GC6
3V3_AON	On
3V3_MAIN	Off
PEX_1.05V	Off
NVVDD	Off
FBVDD/Q	On

2013	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
	EC-A-01	21	02/19	CN20	HDD pin define change.
	EC-A-02	26	02/19	Q67	change to Q66A(delete Q67).
	EC-A-03	28	02/19	R881,R882,R883	add for current limit
	EC-A-04	18,19	02/19	C1058,C1059,C458,R884,C1060	co-lay line and mono-out for subwoofer
	EC-A-05	19	02/20	U21	change to AND GATE
	EC-A-06	11	02/20	L5	depop
	EC-A-07	7	02/20	R862,R863,R536,R548	R862,R863,R536,R548 change to 8.2K
	EC-A-08	18	02/20	Q47	Q47 chnage to BAM34090009 for SPDIF LED always tune on issue
	EC-A-09	7	02/20	R602	R602 change to 1K to follow CRB
	EC-A-10	8	02/20	R526	POP
	EC-A-11	48	02/21	R885	reserve 10K for GC6_FB_EN
	EC-A-12	48	02/21	R886	reserve R886 for GC6 2.0 GPU_EVENT need pull up to 3V3_AON
	EC-A-13	46	02/21	R887	reserve R887 for GC6 2.0 SYS_PEX_RST_MON# need pull up to 3V3_AON
	EC-A-14	7,27	02/24	R880	change R880 to 100K pull low and GFXON change from EC to PCH(for GC6 2.0)
	EC-A-15	48	02/26	R888,R889	reserve to follow DG but CRB pull low
	EC-A-16	28	02/27	R874	change net form KB_LIGHT to KB_LIGHT_P due to same net name as EC control
	EC-A-17	24,25	02/27		change U3B(real side) form MB to FB
	EC-A-18	9	02/27	R598	add CLKREQ# for card reader and R598 change to pull up
	EC-A-19	54	02/27		change power rail
	EC-A-20	28	03/04		move LID function to PWR/B

SDV~SIV



2014 SIT~SVT	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
	EC-C-01	27	05/19	SW1	remove form SVT stage
	EC-C-02	15	05/19		CCD pin define change
	EC-C-03	22	05/19	CN8,CN18	pin43 change to NA
	EC-C-04	19	05/22	R943,R944	reserve for POP noise
	EC-C-05	48	05/28	R669,R670	remove for MIO interface no support

		<b>PROJECT : NL8A</b>	
		<b>Quanta Computer Inc.</b>	
Size Custom	Document Number <b>EC list-3</b>		Rev 3B
Date: Wednesday, January 14, 2015		Sheet 54 of	58

SIT~SVT

2014

EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
EC-D-01	09,10	9/16	R870,R871;R538,R539,R575,R594,R554,R562	GC6 2.0;board ID;
EC-D-02	43	9/15	R887	reserve for GPIO pull up +3V_GPU(GC6 2.0)
EC-D-03	45	9/15	DACA_VDD, R945	reserve for N16E add +3V_MAIN_GPU pin(thermal detect)
EC-D-04	45	9/15	R824, R825 (short)	+3V-GPU change to +3V_MAIN_GPU (GC6 2.0)
EC-D-05	45	9/15	GFx_SCL, GFx_SDA	+3V_MAIN_GPU change to +3V_GPU (GC6 2.0)
EC-D-06	45	9/15	R840, R841, R885	reserve to GC6 2.0
EC-D-07	45, 47	9/15	R833, R480	reserve to GC6 2.0; pull up +3V GPU
EC-D-08	43, 45	9/15	R834, R844	reserve to GC6 2.0; pull up +3V GPU
EC-D-09	45	9/15	R869	+3V_MAIN_GPU change to +3V_GPU (GC6 2.0)
EC-D-10	46	9/15	VDD33, 3V3MISC	+3V-GPU change to +3V_MAIN_GPU; +3V_MAIN_GPU change to +3V_GPU (GC6 2.0)
EC-D-11	47	9/15,9/17	C621	+3V_GPU change to +3V; change back +3V_GPU
EC-D-12	43, 45	9/15	R650,R652,U44,C760,R687,R875,Q71,R691,Q51	reserve to GC6 2.0
EC-D-13	43	9/15	L39	+3V-GPU change to +3V_MAIN_GPU (GC6 2.0)
EC-D-14	40	9/15	PR244, PR247	GFXON change to 3V_MAIN_PWGD (GC6 2.0)
EC-D-15	51	9/15	R798, R799, R801, Q62, Q63	GC6 feature remove
EC-D-16	45	9/15	R676	change to 49.9K
EC-D-17	45	9/15	R864,Q69,R886, R865,R831,R832	reserve to FB_CLAMP_TGL_REQ#_R(GC6 2.0)
EC-D-18	45	9/16	R667,R668,R868,R869	multi-level mode strapping



**PROJECT : NL8A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>EC list-3</b>	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 55 of 58	

A

---

Size Custom	Document Number <b>EC list-3</b>	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 56 of 58	





